

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/814,811	03/31/2004	Philippe Messager	A64.12-0004	5300
27367 7	7590 02/14/2006		EXAMINER	
WESTMAN CHAMPLIN & KELLY, P.A.			NGUYEN, HIEP	
	: 1400 - INTERNATIONAL CENTRE ECOND AVENUE SOUTH		ART UNIT	PAPER NUMBER
	LIS, MN 55402-3319		2816	
			DATE MAN ED 00/14/000	_

DATE MAILED: 02/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		10/814,811	MESSAGER, PHILIPPE		
		Examiner	Art Unit		
		Hiep Nguyen	2816		
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the c	orrespondence address		
A SH WHIC - Exte after - If NC - Faill Any	IORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING Does in the may be available under the provisions of 37 CFR 1.1. SIX (6) MONTHS from the mailing date of this communication. Of period for reply is specified above, the maximum statutory period ware to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status					
1)🛛	Responsive to communication(s) filed on 09 Ja	anuary 2006.			
2a) <u></u>	This action is FINAL . 2b)⊠ This	action is non-final.			
3)□	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.		
Disposit	ion of Claims				
5)⊠ 6)⊠ 7)⊠	Claim(s) <u>1,3-5,8-16,21,24 and 25</u> is/are pendir 4a) Of the above claim(s) is/are withdraw Claim(s) <u>21,24 and 25</u> is/are allowed. Claim(s) <u>1,3-5,8 and 13-16</u> is/are rejected. Claim(s) <u>9-12</u> is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration.			
Applicat	ion Papers				
9)□ 10)⊠	The specification is objected to by the Examine The drawing(s) filed on 31 March 2004 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	a)⊠ accepted or b)⊡ objected to drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).		
Priority (under 35 U.S.C. § 119				
12)⊠ a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Application rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage		
Attachmen		_			
2) 🔲 Notic 3) 🔲 Infon	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:			

Art Unit: 2816

DETAILED ACTION

The finality of the Office Action filed on 10-13-05 has been withdrawn.

Claim Objections

Claim 1 is objected to because of the following informalities: the recitations "a second transistor" and 'a third transistor" are confusing because it is not clear what is the <u>first</u> <u>transistor</u>. Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3 and 16 are rejected under 35 U.S.C. 102(b) as being anticipated by Nagata (USP. 5,990,671).

Regarding claim 1, figure 1 of Nagata shows an integrated circuit comprising means delivering to at least one output a predetermined output voltage representative of a logic level, which comprises means of generating a main voltage (VEXT) and means of generating a reference voltage (Vref) lower than the main voltage, characterized in that it comprises

means of connecting the main voltage on the output (Qp3), and

means of limiting and/or detecting (3, 4, 5) the voltage on the output (VINT) at the value of the predetermined output voltage, equal to the reference voltage VREF), and which comprises at least a "second" transistor (Qn3) having a gate connected to the gate of a "third" transistor (Qn1) mounted as a diode at the reference voltage (col. 1, lines 30-48).

Regarding claim 3, transistor (Qp3) is turned on/off to regulate the voltage (VINT). The source of transistor (Qp3) is coupled to the gate of transistor (Qn6) and to capacitor (11). These two elements do not draw current. There are only leakage currents through the gate of

Art Unit: 2816

1

transistor (Qn6) and capacitor (11). Thus, these leakage currents are very small, in the neighborhood of microamps (USP. 5,767,550; US 2005/0169040).

Regarding claim 16, figure 1 of Nagata shows a communication module for an integrated circuit comprising: an output, a predetermined output voltage (VINT), a main voltage (VEXT), a reference voltage (VREF) lower than the main voltage, means for connecting the main voltage to the output (Qp3). Means for limiting the voltage on the output at a predetermined value comprising a first transistor (Qn3) having a gate connected to the gate of a second transistor (Qn1) mounted as a diode at the reference voltage (VREF).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 4, 5, 8 and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nagata (USP. 5,990,671).

Regarding claims 4 and 5, figure 1 of Nagata includes all the limitations of claims 4 and 5 except for the limitation that transistor (Qp3) is a power transistor. However, it is old and well known in the art that a power transistor can conduct high current and is used to drive heavy load. Therefore, it would have been obvious for one of ordinary skill in the art to replace transistor (Qp3) with a power transistor for driving a heavy load. The drain of transistor (Qp3) is connected to the output and its source is connected to the main voltage (VEXT).

Regarding claim 8, when the output voltage is reached, a voltage is sent to the gate of transistor (Qp3) to block the increase of current flowing through transistor (Qp3) for keeping the output voltage constant (col. 3 lines (16-29).

Art Unit: 2816

Regarding claims 13 and 14, the recitation "a USB connection" and "the logic CMOS section of the integrated circuit" are merely intended use thus; they <u>do not further limit the limitations of the claims</u>. It has been held that a recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. Ex Parte Masham, 2 USPQ F.2d 1647 (1987). Therefore, these limitations have not been given patentable weight.

Regarding claim 15, figure 1 of Nagata includes all the limitations of claim 15 except for the values of predetermined value (3V) and the main voltage value (5V). However the particular values recited by the applicant are considered to be design expedient depending upon a particular environment or an application in which the circuit of Nagata is to be used. Lacking of showing any criticality, a skilled artisan would be motivated to select predetermined value of (3V) and the main voltage value of (5V) for providing required constant output voltage level.

Allowable Subject Matter

Claims 21, 24 and 25 are allowed because the prior art of records (USP. 5,990,671) fails to teach or suggest an integrated circuit comprising a blocking means having first and second currents mirrors connected to each other.

Claims 9-12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claims 9-12 would be allowable because the prior art of records (USP. 5,990,671) fails to teach or suggest an integrated circuit comprises a blocking means having first and second current mirror as called for in claims 9 and 10; a first power transistor connected to a command input via a fourth transistor as called fore in claim 11 and the fourth transistor is weaker than the transistors of the second mirror as called for in claim 12.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

Art Unit: 2816

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep Nguyen

01-09-06

TUANT.LAM
PRIMARY EXAMINE

Page 5